› Forum › Digital line › The Well synchronized asynchronous FIFO buffer – Slaved I2S reclocker › Reply To: The Well synchronized asynchronous FIFO buffer – Slaved I2S reclocker
18/12/2022 at 18:40
#2031
lasercut
Participant
Shot in the dark but do you know if using 2 seperate TDA1387s could allow a workaround to use a stopped clock format, DR and DL signals to each or something like that?